## **CLAIMS**

What is claimed is:

- 1 1. A circuit coupled to an integrated circuit on a die that includes:
- a pulse manipulating circuit to selectively manipulate at least one pulse in a clocking
- 3 signal, the manipulate including at least one of increasing the frequency of a leading edge,
- decreasing the frequency of a leading edge, increasing the frequency of a trailing edge,
- decreasing the frequency of a trailing edge, and manipulating a voltage of the at least one
- 6 pulse; and
- an identification circuit coupled to the pulse manipulating circuit to automatically
- 8 identify an at least one pulse in each of a sequence of clock signals and to transmit the
- 9 identified at least one pulse to the pulse manipulating circuit wherein the pulse manipulating
- circuit is to manipulate a frequency of each identified pulse in each clocking signal in
- response to the transmitted identified at least one pulse in each clock signals.
  - 2. The circuit defined in claim 1 wherein the identify is based on an algorithm.
- 1 3. The circuit defined in claim 1 that further includes:
- a clock signal generating circuit to generate each of the clocking signal, that is
- 3 coupled to the pulse manipulating circuit
- 1 4. The identification circuit defined in claim 1 that is further to determine whether to
- 2 terminate the identification based on a terminating condition.

- 1 5. The circuit defined in claim 1 wherein the identify is based on a data to be transmitted
- 2 to the identification circuit from a terminal of the integrated circuit.
- 1 6. The identification circuit defined in claim 1 wherein the identify is based on an
- 2 algorithm that includes one of incrementing the pulse identification up in sequential clocking
- 3 signals, and decrementing the pulse identification down in sequential clocking signals.
- 7. A method of inputting a clocking signal to an integrated circuit comprising:
- 2 (a) a clock manipulating circuit on a die receiving a clocking signal;
- 3 (b) the clock manipulating circuit manipulating an identified pulse of the clocking
- 4 signal received in (a) and transmitting the clocking signal with the manipulated identified
- 5 pulse to the integrated circuit;
- 6 (c) a clock manipulation identifier circuit on a die automatically identifying a pulse to
- 7 manipulate for a next clocking signal;
- 8 (d) sending a next clocking signal to the clock manipulating circuit;
- 9 (e) the clock manipulating circuit sending the pulse identified in (c) to the clock
- 10 manipulating circuit;
- 11 (f) the clock manipulating circuit receiving the pulse sent in (e); and
- 12 (g) the clock manipulating circuit manipulating the pulse received in (f) in the next
- clocking signal sent in (d), and transmitting the clocking signal with the manipulated
- identified pulse to the integrated circuit.

- 1 8. The method defined in claim 7 further including determining whether the next clock
- 2 meets a target terminating condition and if it does not, repeating (c), (d), (e), (f), and (g).
- 1 9. The method defined in claim 8 wherein the determining is based on a data transmitted
- 2 to a terminal of the die.
- 1 10. The method defined in claim 7 wherein the manipulating the pulse and the
- 2 manipulating an identified pulse includes at least one of increasing a frequency of a leading
- 3 edge, decreasing a frequency of a leading edge, increasing a frequency of a trailing edge, a
- decreasing a frequency of a trailing edge, and manipulating a voltage of the pulse.
- 1 11. The method defined in claim 7 wherein the clock manipulation identifier circuit
- 2 identifying a pulse depends upon one of a predetermined basis and received basis.
- 1 12. The method defined in claim 11 wherein the received basis includes an identified
- 2 pulse transmitted to a terminal of the die.
- 1 13. The method defined in claim 7 wherein the clock manipulation identifier circuit
- 2 identifying a pulse is determined by an algorithm.
- 1 14. An integrated circuit that includes:
- 2 pulse transforming means for transforming at least one pulse in each of a plural
- 3 number of received clocking signals, the transforming including at least one of increasing the

- 4 frequency of a leading edge, decreasing a frequency of a leading edge, increasing a frequency
- of a trailing edge, decreasing a frequency of a trailing edge, and transforming at least one
- 6 voltage of the pulse; and
- identification means for automatically identifying an at least one pulse in each of the
- 8 plural number of clocking signals, and for transmitting the identified at least one pulse to the
- 9 pulse transforming means.
- 1 15. The integrated circuit defined in claim 14 that further includes clock generating
- 2 means to generate each of the clocking signal, that is coupled to the pulse transforming
- 3 means.
- 1 16. The identification means defined in claim 14 that is further for determining whether
- 2 to terminate the identification based on a terminating condition.
- 1 17. The identification means defined in claim 16 wherein the terminating condition is to
- 2 be transmitted to a terminal of the integrated circuit.
- 1 18. The identification means defined in claim 14 wherein the identifying is based on an
- 2 algorithm.
- 1 19. The identification means defined in claim 18 wherein the algorithm includes at least
- 2 one of incrementing the identified pulse in each successive clock signal and decrementing the
- 3 identified pulse in each successive clock signal.

- 1 20. The identification means defined in claim 14 further for determining whether to
- terminate the identifying based on a terminating condition.
- 1 21. The identifying means defined in claim 20 wherein the condition is based on data to
- be transmitted to the identifying means from a terminal of the integrated circuit.
- 1 22. An integrated circuit that includes:
- a pulse transforming circuit to transform at least one pulse in each of a plural number
- 3 of received signals, the transform including at least one of increasing the frequency of a
- leading edge, decreasing a frequency of a leading edge, increasing a frequency of a trailing
- 5 edge, decreasing a frequency of a trailing edge, and transforming at least one voltage of the
- 6 pulse; and
- an identification circuit to automatically identify an at least one pulse in each of the
- 8 plural number of signals, and for transmitting the identified at least one pulse to the pulse
- 9 transforming circuit.
- 1 23. The integrated circuit defined in claim 22 that further includes a clock generating
- 2 circuit to generate each of the clocking signal, that is coupled to the pulse transforming
- 3 circuit.
- 1 24. The identification circuit defined in claim 22 that is further to determine whether to
- 2 terminate the identification based on a terminating condition.

- 1 25. The identification circuit defined in claim 24 wherein the terminating condition is to
- 2 be transmitted to a terminal of the integrated circuit.
- 1 26. The identification circuit defined in claim 22 wherein the identify is based on an
- 2 algorithm.
- 1 27. The identification circuit defined in claim 26 wherein the algorithm includes at least
- 2 one of incrementing the identified pulse in each successive clock signal and decrementing the
- 3 identified pulse in each successive signal.
- 1 28. The identification circuit defined in claim 22 further to determine whether to
- terminate the identifying based on a terminating condition.
- 1 29. The identifying circuit defined in claim 28 wherein the condition is based on data to
- be transmitted to the identifying circuit from a terminal of the integrated.
- 30. The integrated circuit defined in claim 22 wherein the received signals include clocking
- 2 signals.